



FIG.1D








FIG.11




FIG.1J




FIG.1K




FIG.2




FIG.3




FIG.4




FIG.5






FIG.6










FIG.9





:NON-DEFECTIVE CHIP

X:DEFECTIVE CHIP

FIG.10A









11/12

FIG.11B




FIG.11C




FIG.11D







FIG.11E










FIG.12D




FIG.12E

